Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

something about synthesis

Status
Not open for further replies.

chibijia

Member level 2
Joined
Jan 16, 2008
Messages
43
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,519
recently,i am learning some eda practical class,involves some software,such as design compile,i use it to synthesis my codes,take div_3freq as example!because it involves multi-clock,when meeted this question,how to handle it!
help;help;help;
and i could not view my frequency_divider wave!
what problem i have!
 

niravbhatt

Junior Member level 3
Joined
Mar 16, 2009
Messages
30
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Location
Ahmedabad,India
Activity points
1,479
As your design consists of more than one clock, your design also consists of clock domain crossing signals.

Please confirm that you have properly used synchronizers and for the CDC signals and followed all CDC rules.

You check this first and then let me know.

--
Regards,
Nirav Bhatt

Added after 4 minutes:

If you don't have any IDEA about CDC, please download below given pdf and get familiar about CDC.
 

    chibijia

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top