Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
You have to know that the VCO characteristic Freq=f(Vtune) shifts from High to low when the temperature decreases (the slope remain approximatively the same). As a consequency the margin of loking of the PLL changes.
Reasons:
1) you exceeded the voltage tuning range that your charge pump/op amp can provide while maintaining lock
2) The VCO stopped oscillating at cold
3) Something is an intermittent contact, and it opens up cold (like a poor solder joint under the PLL chip)
4) the RF power into the PLL chip dips when cold, and the counter becomes unstable
5) some sort of oscillation in the op amp or voltage regulator cold (a long shot)
6) your reference frequency stops oscillating, or droops in power cold.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.