Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

some questions about PLL - loss of lock in low temp

Status
Not open for further replies.

epsoooo

Newbie level 6
Joined
Aug 25, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,341
some questions about PLL

Ask for the general causes and solutions for loss of lock within a PLL circuit in low-temperature, thanks.
 

Re: some questions about PLL

Hi,
You have to know that the VCO characteristic Freq=f(Vtune) shifts from High to low when the temperature decreases (the slope remain approximatively the same). As a consequency the margin of loking of the PLL changes.
 

Re: some questions about PLL

The de-tuning of your Reference Crystal or VCO Varactor, any extra Gain in the VCO.

Try Google.
 

Re: some questions about PLL

Reasons:
1) you exceeded the voltage tuning range that your charge pump/op amp can provide while maintaining lock
2) The VCO stopped oscillating at cold
3) Something is an intermittent contact, and it opens up cold (like a poor solder joint under the PLL chip)
4) the RF power into the PLL chip dips when cold, and the counter becomes unstable
5) some sort of oscillation in the op amp or voltage regulator cold (a long shot)
6) your reference frequency stops oscillating, or droops in power cold.
 

    epsoooo

    Points: 2
    Helpful Answer Positive Rating
Re: some questions about PLL

Thanks for all your suggestions, I found this problem is loop bandwidth-related and it can be improved when the loop parameters reseted.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top