vishalkatba
Newbie level 6
filler cell lvs
1. how will we decide chip core area ?
2. how to do IR Drop analysis. what kind of infomations does it contain ?
3. what is configuration file ? what does it contains ? for what is it used
4 How to specify Core Utilization factor and Core IO margin? how u will decide this one..
5. what is Block halo?
6. Explain Floor planning ,from scratch to end ?
7. How do u do timing analysis?
8. what is meta file and macro file ?
9. what are constraints you consider for floor planning of Standard Cells?
10. explain In Place Optimization and Timing Delay ?
11. why is Clock Tree Synthesis(CTS) done?
12. Explain LPE
13. why is pre and post-Synthesis and simulation done?
14. what is SITE?
15. how to specify IO constraints ?
16. how to reduce the power /ground Bounce ?
17. which one is best interleaving or non-interleaving for power planning?
18. what is block ring and why is Block ring used?
19. Explain all CT topology? which topology will you prefer for ur design?
20. what CTS Specfications contains?
21. how to do Congestion optimization and balance slew ?
22. Explain Clock Tree By level and By phase delay?
23. why filler cell are uesd?
24. What is Antenna effect and antenna ratio ? how to elimante this ?
25. what is Amoeba placement ? what its use?
26. how to do ILMs for timing optimization?
27. how to do Partitioning the Design?
29. What is AWE(Asymptotic Waveform Estimation) ?
30. why is power planning done and how? which metal should we usefor power and ground ring & strips and why?
31. how do we elimate slack if it occurs during First optimization stage (trial routing)?
32. How do we calculate the die size from cell count of our design?
33. Why Parasitics Extraction for only R and C ,why not L(inductor) ?
34. what are the output files after physical Design?
1. how will we decide chip core area ?
2. how to do IR Drop analysis. what kind of infomations does it contain ?
3. what is configuration file ? what does it contains ? for what is it used
4 How to specify Core Utilization factor and Core IO margin? how u will decide this one..
5. what is Block halo?
6. Explain Floor planning ,from scratch to end ?
7. How do u do timing analysis?
8. what is meta file and macro file ?
9. what are constraints you consider for floor planning of Standard Cells?
10. explain In Place Optimization and Timing Delay ?
11. why is Clock Tree Synthesis(CTS) done?
12. Explain LPE
13. why is pre and post-Synthesis and simulation done?
14. what is SITE?
15. how to specify IO constraints ?
16. how to reduce the power /ground Bounce ?
17. which one is best interleaving or non-interleaving for power planning?
18. what is block ring and why is Block ring used?
19. Explain all CT topology? which topology will you prefer for ur design?
20. what CTS Specfications contains?
21. how to do Congestion optimization and balance slew ?
22. Explain Clock Tree By level and By phase delay?
23. why filler cell are uesd?
24. What is Antenna effect and antenna ratio ? how to elimante this ?
25. what is Amoeba placement ? what its use?
26. how to do ILMs for timing optimization?
27. how to do Partitioning the Design?
29. What is AWE(Asymptotic Waveform Estimation) ?
30. why is power planning done and how? which metal should we usefor power and ground ring & strips and why?
31. how do we elimate slack if it occurs during First optimization stage (trial routing)?
32. How do we calculate the die size from cell count of our design?
33. Why Parasitics Extraction for only R and C ,why not L(inductor) ?
34. what are the output files after physical Design?