Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

some probelms of bottom_up strateges in DesignCompiler

Status
Not open for further replies.
Q

qqns

Newbie
Joined
Jun 9, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
Area that compiled in the bottom_up strateges is diffrent from in top_down strateges,the area has been reduced a lot.After combinationed to the top_level compile,the area compiled in block level is been changed and reduced.
Sum of block_level areas is equal to the area compiled in the top_down strateges.It's proof that the results of block_level and top_down strateges is no problem.There were no obvious errors and problems at the top_level.
Why the area been reduced after merged into the top_level compiled by bottom_up strateges?
If anyone has encountered this problem, please give me a hint.thank you!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top