Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Unable to create symbol in veriloga

Status
Not open for further replies.
A

atulkulkarni

Newbie level 5
Joined
Apr 30, 2015
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,442
I am unbale to create symbol in veriloga after clicking on save button as the tool doesnt even ask.
Also when I look into the parser file there are no errors but when I try to close the file it throws syntax errors but not the line numbers.
The code I am trying to run has not errors as it is already verified.
Let me know if I am missing something.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top