Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Solution in order to program two FPGAs using a Parallel Prom and a CPLD

Status
Not open for further replies.
Z

zorax85

Junior Member level 3
Joined
Apr 27, 2011
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,517
Hello to everybody, i would like to program two FPGAs Spartan 6 each one with its bitstream, stored inside a Parallel Prom, using a CoolRunner II CPLD as an external controller. Have you any suggestion? I want make it at system startup.
Sorry if my question could be trivial, but I'm newbie, and using the "search" button, I found just solutions. not even too similars, using SPI interface, instead of a BPI interface, as I think I should use.



Thank you!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top