Solution for ICC mismatch in units

Status
Not open for further replies.
V

Vlsi24

Newbie level 1
Joined
Oct 27, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
If you get this kind of error, please check the input "read verilog file". You might have mistakenly put the pre-synthesized netlist and not the gate level netlist generated from design compiler
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…