Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Soldermask under QFN

Status
Not open for further replies.

buenos

Advanced Member level 3
Advanced Member level 3
Joined
Oct 24, 2005
Messages
959
Helped
40
Reputation
82
Reaction score
24
Trophy points
1,298
Location
Florida, USA
Activity points
9,105
Have you seen a QFN footprint with absolutely zero soldermask under the qfn package? The package body is a massive rectangle opening on the soldermask layer.
Someone was showing me this, and the purpose was to allow flux to exit from under the center pad.
But with no soldermask coverage, adjacent pins that are on the same net (like many dcdc converters), would short, so to solve this artificial problem they only connect the pins to a common power shape outside of the package (no flooding), that creates a third problem with power integrity.
 

KlausST

Super Moderator
Staff member
Advanced Member level 7
Joined
Apr 17, 2014
Messages
23,256
Helped
4,741
Reputation
9,503
Reaction score
5,126
Trophy points
1,393
Activity points
154,043
Hi,

Show pictures of the footprint and the soldermask.
What's the exact part name?

Klaus
 

FvM

Super Moderator
Staff member
Advanced Member level 7
Joined
Jan 22, 2008
Messages
50,979
Helped
14,629
Reputation
29,534
Reaction score
13,738
Trophy points
1,393
Location
Bochum, Germany
Activity points
291,689
I don't see indications that the industry standard QFN footprints, as specified by IC and package manufacturers (e.g. amkor.com) don't work. There may be special cases where you want to depart from recommendations.
But with no soldermask coverage, adjacent pins that are on the same net (like many dcdc converters), would short, so to solve this artificial problem they only connect the pins to a common power shape outside of the package (no flooding), that creates a third problem with power integrity.
I can't follow the considerations. Perhaps a picture can explain what you mean.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top