Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simulation of device mismatch effect on circuit performance

Status
Not open for further replies.

GDF

Full Member level 3
Joined
Aug 11, 2005
Messages
175
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
2,895
I have several questions about the simulation with mismatched device as
following.

1. From tsmc, we get three papameters to describe the mismatch of transistor,
which are σVt,σIdsat,σβ. Do we need to use all of them to describe the
mismatch in the same time? or, use them seperately?

2. Which one of them is most often used? For straight forward thinking, the σVt
is easy to be used, is it right?

3. Why we need Idsat and β in MOS device which is often used for BJT? What's
the meaning of these two parameters in MOS?

Anybody got the idea? Thanks,
 

Re: Simulation of device mismatch effect on circuit performa

1. The best way to do simulation to "see" some relationship between the parameters. Try them individually, and check whether your assumptions are good. If not, re-work on that. There is no way you can get it if you dont try it.

2. Thats a good place to start...

3. IDSAT may affect your bias current or iQ, which may or may not impact circuit performance..

Srivats
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top