Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulation of circuit with Xilinx Foundation 4.1

Status
Not open for further replies.

OvErFlO

Full Member level 3
Joined
Dec 7, 2001
Messages
178
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
1,356
modelsim 5.5se

How can I simulation circuit with Xilinx Foundation 4.1? (there isn't any package)
I remember that in Fondation 2.1 it exists... How can I do ?

*****************************************
Please don't reply unless you have useful information to add on this post. Thanks
 

K

knavekid

Guest
You need something like Model*Sim to go with it. It is included with Foun*dation I S E 3.1i and 4.1, but it comes on a separate CD. A 4.1 ISO of the CD wouldn't have it. Try to find a Mode*lSim ISO and go from there.
 

OvErFlO

Full Member level 3
Joined
Dec 7, 2001
Messages
178
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
1,356
I have mod*els*im 5.5 SE and PE but this not have chip xi*li*nx.... Can you help me... Tnx...
I know a version XE but it's ippossible fint it...
 

OvErFlO

Full Member level 3
Joined
Dec 7, 2001
Messages
178
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
1,356
I have mod*els*im 5.5 SE and PE but this not have chip xi*li*nx.... Can you help me... Tnx...
I know a version XE but it's impossible fint it...
 

Froed

Junior Member level 2
Joined
Feb 21, 2002
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
96
use any Modelsim Version you have.

to simulate the Gate-level (i.e. after Place and Route )

write out a verilog netlist.

Then compile the used xilinx-Technology in a library of your choice.

Load the design with this Library and then you can simulate it
 

ElekPK

Newbie level 6
Joined
Dec 20, 2001
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
18
I have used the Xilinx Design Manager to generate a vhdl file and used Modelsim to simulate the gate level design

Select Design -> Options -> Simulation -> Generic VHDL
Then Select Edit Options -> Simulation Data Options -> VHDL. Check Correlate Simulation Data to Input Design
Simulation Netlist name = name of VHDL file to be generated (e.g. timesim.vhd)
Now you have a vhdl file you also need the vital files which can be found in the xilinxvhdlsrcsimprims directory. Make a library simprim in modelsim (vlib simprim) and compile simprim_Vcomponent.vhd, simprim_VITAL.vhd and simprim_Vpackage.vhd to this library. Now you can simulate the gate level design.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top