masai_mara
Advanced Member level 4
I was asked about the difference in simulation betweeen an asic and an fpga when done at the RTL level. say for example I have the same design(at RTL) one for asic and the other for fpga, is there any difference in how we simulate them for verification?