Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simulate the starup of the bandap

Status
Not open for further replies.

jasonhu

Newbie level 3
Joined
Nov 13, 2004
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
47
I simulated the starup of bandgap reference with a PWL source which ramp from 0 to vdd, and get a ripple(spike) about 400mv at the stable point.(stabe Vref=1.25v, the spike is 1.65v).
1) Why the ripple happen and does it mean any problem in my starup circuit?
How can i eliminate it if i can?
2)The rise time may be several ns ,seneral us, even several ms, Which one is the best?

Thanks
 

jasonhu said:
I simulated the starup of bandgap reference with a PWL source which ramp from 0 to vdd, and get a ripple(spike) about 400mv at the stable point.(stabe Vref=1.25v, the spike is 1.65v).
1) Why the ripple happen and does it mean any problem in my starup circuit? How can i eliminate it if i can?

It is a bit complicated. However, I do believe the spike is due to your loop-response (I assume you are working on a bandgap needing a amplifier for voltage clamping). In order to feel what's that mean, you can try over-compensate the ampifier in your bandgap and then redo the simulation again, the spike should be smaller. However, the start-up time is increased.

jasonhu said:
2)The rise time may be several ns ,seneral us, even several ms, Which one is the best?

Thanks

To exam the stability of your bandgap, please use as small as possible rise time :)

Hope this help
Scottie
 

It is a bit complicated. However, I do believe the spike is due to your loop-response (I assume you are working on a bandgap needing a amplifier for voltage clamping). In order to feel what's that mean, you can try over-compensate the ampifier in your bandgap and then redo the simulation again, the spike should be smaller. However, the start-up time is increased.

Yes. if i reduce the phase margin of the OP-AMP, the spike will be smaller.


To exam the stability of your bandgap, please use as small as possible rise time :)Can you tell me why the rise time should be very small?:D

Thanks very much.
Regards!

jason
 

I have misundestood please fogive me, but are you saying that decreased phase margin is redusing overshoot . I hope you mean the spike is same as the overshoot.
 

As for startup circuit ,shotest rise time is best,but don`t influence bandgap performance. you may change statup circuit ,maybe solve this question.
 

i think it is a tradoff of overshoot and rise time.
 

could you tell me why the rise time maybe increase if i make the phase margin of the amplifier larger? what parameters are the rise time of the bandgap depends on? thank you!
 

You cannot just play with the phase margin of the amplifier itself, you have to look at the overall bandgap circuit stability.
The bandgap is in fact a combination of a feedforward and feedback circuit, where you try to equalize the Vbe to the Vbe_x + Vt node.

Make sure you do a correct assessment of the AC loop stability. Most convenient is cutting at the amplifier output, injecting to the bandgap and see what's coming back from the amplifier.

It could also be that it's just your startup circuit giving you the spike, but a spike could also point to a marginally stable bandgap circuit.
 

Start-up circuit is closed when bandgap works.It doesn't affect bandgap.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top