Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulate DAC using cadence methodology?

Status
Not open for further replies.
M

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
367
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,526
simulate dac

Dear All :

I am doing high speed , high SFDR DAC (12bits, 200MHz) , I don't have any good sense for this methodology? Does anyone havce cadence flow methodology?
And How I simualte the SFDR /SNDR , or INL ?DNL ? Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top