Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simple synchronisng problem.

Status
Not open for further replies.

nesta

Junior Member level 2
Joined
Feb 19, 2010
Messages
20
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,466
Hi VhdlExperts,

I have very simple doubt on synchronising data.

I have 2 logical blocks which outputs (8bit vector) for further processing at the next block-3;
The data to the block-1 might come faster than the data to the block-2 and similarly either of them might output faster, so how do i synchronise between
these two modules.

The output of blk-1 & 2 are fed as input to the blk-3. what is the best way to synchronise between 2 blocks so that
the blk-3 starts processing only after the arrival of two inputs and dont miss any of the inputs.

Blk-1---\______

Blk-2 ----------Blk-3


Thanks in advance,
Nesta
 

lucbra

Advanced Member level 2
Joined
Oct 30, 2003
Messages
514
Helped
73
Reputation
146
Reaction score
63
Trophy points
1,308
Location
Belgium
Activity points
3,251
you actually formulated the answer already...
you are passing data from one clock domain to another. This can be done with a FIFO (distributed) with read and write clock.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,168
Helped
14,197
Reputation
28,653
Reaction score
12,887
Trophy points
1,393
Location
Bochum, Germany
Activity points
279,103
Either if you use synchronization handshake or (more complicated) FIFOs. You have to guarantee, that the average data amount sourced from block 1 is equal to the amount from block 2. The condidtion isn't mentioned in your specification.
you are passing data from one clock domain to another
Nothing has been said about multiple clock domains yet.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top