Hi. We are trying to code a sort of accumulator in Verilog, but when we write the code below, we get an error saying that "this signal is connected to multiple drivers" for every signal that even does not appear in the expression below. For example, we also have a register "N" and we get the same error for it, too.
Usually this happens when the signal N is assigned values in different processes
like in VHDL (I'm not very familiar with Verilog)
Code:
process1:process(clk)
begin
if rising_edge(clk) then
N <= some_value;
...
end process;
process2: process (clk, ...)
begin
if rising_edge(clk) then
N <= some_other_value;
.....
end process;