We are using tsmc 40nm technology library. Can any on suggest what are the sign-off corners for 40nm technology for both setup and hold?. Where do we get the information from ?.
TSMC normally gives guide lines for sign off timing analysis and chip finishing. If you have direct contacts with TSMC, my advice is to contact them and ask for details.