Shift register elementary question-verilog

[curious_mind]

I understand how to implement shift register (serial in parallel out) in verilog on data bits. But I would like to implement it on a word data. Could anybody guide me?

 

[barry]

I don't understand your question. A word is just a bunch of bits. What don't you understand? Maybe give us an explanation of what you're trying to do. Are you trying to shift words (e.g., 16 bits at a time)? What's your output width then?

 

[KlausST]

Hi,

I don´t understand either.
There are shift register macros, explantions, examples, code, even videos....
What else do you need.

Klaus

 

[curious_mind]

Sorry guys for not making my question clear. I just wanted a 2D array shifting mechanism in verilog. More like a word length shift register. I could find from the resources available on the internet. Strangely I get two different synthesis results on the following code. RTL viewer images are attached

code 1:

reg [0:15] register[0:8]; //2D array
integer i;

always@(posedge SYSCLK)
begin
if(RESET==0)
begin
 
  register[0] <= 16'd0;
  register[1] <= 16'd0;
  register[2] <= 16'd0;
  register[3] <= 16'd0;
  register[4] <= 16'd0;
  register[5] <= 16'd0;
  register[6] <= 16'd0;
  register[7] <= 16'd0;
  register[8] <= 16'd0;


end

else if (ADC_DATA_RDY==1)
begin
       for(i = 8; i > 0; i=i-1) begin
          register <= register[i-1];
       end
       register[0] <= DATAIN;
    end
end

Code 2: Reset is removed

if (ADC_DATA_RDY==1)
begin
       for(i = 8; i > 0; i=i-1) begin
          register <= register[i-1];
       end
       register[0] <= DATAIN;
    end
end

I want the logic as intended in code2. Why does Code1 not synthesize the way of code2?

 

[barry]

For starters, You’re missing RESET in your sensitivity list.

 

[curious_mind]

solved. Thank you.

 

[FvM]

For starters, You’re missing RESET in your sensitivity list.

Not exactly. The OP implemented a (syntactically correct) synchronous reset, possibly unintentionally. This is also the reason for the different look in RTL viewer.

The usual implementation would be an asynchronous reset

always@(negedge RESET or posedge SYSCLK)