Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Regarding Verilog Simulation

shailygarg

Newbie
Joined
Feb 21, 2021
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
24
hello guys, i have been trying to simulate pipelined fft 256 point which was directly downloaded from "opencores.org" website, i have synthesized and implemented the design in vivado 2015, im trying to see all the timing wavefrom, im good with vhdl, the design is with verilog, the design is not simulating, the error im getting is


1)[HDL 9-281] Cannot open include file "FFT256_CONFIG.inc".
["C:/Users/SANDEEP/Desktop/pipelined_fft_256/trunk/TB/FFT256_TB.v":58]

2)[HDL 9-870] Macro <FFT256paramnb> is not defined.
["C:/Users/SANDEEP/Desktop/pipelined_fft_256/trunk/TB/FFT256_TB.v":63]

these two files are already included and defined !!!! kindly plz help waiting for the solution
 

danadakk

Advanced Member level 3
Joined
Mar 26, 2018
Messages
743
Helped
143
Reputation
285
Reaction score
147
Trophy points
43
Activity points
3,565
Properties on the file C:/Users/SANDEEP/Desktop/pipelined_fft_256/trunk/TB/FFT256_TB.v
give you permission to access ?

1613991590578.png

Regards, Dana.
 

shailygarg

Newbie
Joined
Feb 21, 2021
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
24
yes

1613991944090.png
 
Last edited by a moderator:

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,775
Helped
1,805
Reputation
3,620
Reaction score
1,764
Trophy points
1,393
Location
USA
Activity points
58,675
Above two problems are solved but still my simulation result is not coming...
Then debug the design...
  1. You see and X in the simulation window
  2. you find the source of the signal in the code
  3. you add the inputs that generate that signal to your simulation waveform window
  4. you look at which one cause the X.
  5. your repeat 2-4 until you find the source of the problem and fix it.
--- Updated ---

As this is an FFT maybe you haven't run the simulation long enough, did you read any of the documentation for the core?
 

shailygarg

Newbie
Joined
Feb 21, 2021
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
24
Then debug the design...
  1. You see and X in the simulation window
  2. you find the source of the signal in the code
  3. you add the inputs that generate that signal to your simulation waveform window
  4. you look at which one cause the X.
  5. your repeat 2-4 until you find the source of the problem and fix it.
--- Updated ---

As this is an FFT maybe you haven't run the simulation long enough, did you read any of the documentation for the core?
ok i will try.. Yes i have read
 

shailygarg

Newbie
Joined
Feb 21, 2021
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
24
Then debug the design...
  1. You see and X in the simulation window
  2. you find the source of the signal in the code
  3. you add the inputs that generate that signal to your simulation waveform window
  4. you look at which one cause the X.
  5. your repeat 2-4 until you find the source of the problem and fix it.
--- Updated ---

As this is an FFT maybe you haven't run the simulation long enough, did you read any of the documentation for the core?
still not working....
 

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top