Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

several questions about pll's stability and verification?

Status
Not open for further replies.

ithink

Junior Member level 2
Joined
Jul 1, 2005
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,468
hi, i have been designed a 48M pll,but i have no idea to verify its stability and correct. At the beginning of design, in order to attain 48M output frequency, we made some suppose,such as phase margin Φ=50°,loop bandwidth ω=20k,and so on; we design 2nd loop filter according these suppose and others, at last we use hspice to obtain perfect output. However above output is accepted in given the condition, how can i verify pll's phase margin and loop bandwidth in reverse?

thanks !
best wish to you,everyone!

ithink
2006.1.9
 

hanjiemy

Member level 3
Joined
Jun 11, 2004
Messages
54
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
428
what is your comparison frequency fo PFD?2nd loop filter is enough.
Set the BW is 1/15 ~ 1/10 of Comp. freq. and phase margin is about 45 ~55 degree.

the Deans book is good reference 4 u.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top