Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Setup time violation in front-end design

Status
Not open for further replies.

nakshathra

Junior Member level 1
Joined
Sep 4, 2013
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
134
Set-up time violation should be taken care in front-end design. As far as I know, front end deals with rtl description. How is set-up time being fixed here?

Thanks in advance.
 

RTL needs to be synthesized to see timing violation. Synthesis team gives their feedback to RTL team if there are huge violations synthesis. RTL designer modify RTL for those particular paths.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top