If setup time is greater than T/2, Tcq (clock to q) + Tp (Propagation delay) - Tsk (Clock Skew) is less than T/2, which results in setup time violation.
I am not very familiar with timing simulation, don't know how setup time violation affects the simulation.