Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If setup time is greater than T/2, Tcq (clock to q) + Tp (Propagation delay) - Tsk (Clock Skew) is less than T/2, which results in setup time violation.
I am not very familiar with timing simulation, don't know how setup time violation affects the simulation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.