Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

setup, hold, recovery, removal time

Status
Not open for further replies.

oasis

Junior Member level 1
Joined
Mar 3, 2004
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
158
setup hold recovery

Hi,

i'm confused with these four timing parameters.
i know that when the rule of the four parameters is broken, the circuit may enter the metastable status.
but how the metastabilities are induced? who could provide any materials about the basic theory?
 

setup hold recovery removal

you may google these words, or just pick up a textbook, then you will get the right answer.
 

setup time hold time recovery time

I think you can find answer in synospys sold.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top