Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

setup and hold time violation

Status
Not open for further replies.

mohammed.peer

Junior Member level 3
Joined
Oct 29, 2006
Messages
29
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,283
Location
INDIA
Activity points
1,437
can anybody tell me how setup and hold time violates means what precautions should i take to prevent setup and hold timing violations. if it is there how can i remove both of these. plz send ur ans differently for both setup and hold
 

u increase the delay of the clock so that ur both setup time and hold time will be alright
 

raghu_836 said:
u increase the delay of the clock so that ur both setup time and hold time will be alright

dear friend thanx for reply
but it will increase clock skew. It will again be a problem.
 

Setup violation may fixed by increasing clock duration but it will cause clock skew. The solutions of this issue are
Increase setup and hold safety margins.
In critical cases you may design circuits for optimal set of clock.
Connect two or more flip-flop in a chain

With regards
Ajish Babu S
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top