set_clock_gating_check is set on the AND cell, which provided gated clock output.
it garantee the clock should arrive earlier than the gating signal, and its value is decided by the input pin relation of the AND cell that you selected.
generally, it is just an additional check, if you put the LATCH and AND cell close enough, then it is just no need to set.