Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

set_clock_gating_check

Status
Not open for further replies.

lizeer

Newbie level 5
Joined
Sep 13, 2005
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,359
hi,
How to decide what value shoud I put for set_clock_gating_check setup & hold time? Frequency for my design is 80Mhz
 

jjww110

Full Member level 5
Joined
Apr 19, 2005
Messages
258
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Location
china
Activity points
2,933
set_clock_gating_check -high

maybe decided by your gated clock cell!!
 

jackson_peng

Full Member level 2
Joined
Apr 11, 2005
Messages
141
Helped
23
Reputation
46
Reaction score
9
Trophy points
1,298
Location
Shanghai, China
Activity points
2,380
set_clock_gating_check is set on the AND cell, which provided gated clock output.

it garantee the clock should arrive earlier than the gating signal, and its value is decided by the input pin relation of the AND cell that you selected.

generally, it is just an additional check, if you put the LATCH and AND cell close enough, then it is just no need to set.
 
  • Like
Reactions: irun2

    irun2

    points: 2
    Helpful Answer Positive Rating

silencer3

Advanced Member level 4
Joined
Jun 3, 2003
Messages
112
Helped
17
Reputation
34
Reaction score
11
Trophy points
1,298
Activity points
1,057
if u have gated clocks in the design, then it is best to use set_clock_gating_check. Otherwise u may end up in surprises while testing
 

free1983

Newbie level 6
Joined
Feb 9, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,376
may be this article will help u,"How To Successfully Use Gated Clocking in an ASIC design ,Darren Jones ,SNUG Boston 2002".
enjory it.
regards
 

roli

Full Member level 5
Joined
Apr 29, 2001
Messages
246
Helped
9
Reputation
20
Reaction score
9
Trophy points
1,298
Location
'SiliconWafer' Island
Activity points
1,824
  • Like
Reactions: irun2

    irun2

    points: 2
    Helpful Answer Positive Rating

vamsi_addagada

Full Member level 2
Joined
Jul 5, 2007
Messages
132
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Location
bangalore
Activity points
2,071
clock gating using the reduecd power consumtion .
clock gating means stop working of the clock.but that FF value doesnot changed

vamsi
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top