Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

set_clock_gating_check questions

Status
Not open for further replies.

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,199
Helped
2
Reputation
4
Reaction score
5
Trophy points
38
Activity points
10,356
I have two questions below for set_clock_gating_check command which is also highlighted in yellow below:

1. Why for OR and NOR gates, the setup check is performed with respect to the falling edge of the clock input ?
2. Why for OR gates, the non-controlling value is low ?

Xe0tpw4.png


2zcc5Qi.png


MApSyDJ.png
 
Last edited by a moderator:

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,318
Helped
389
Reputation
778
Reaction score
418
Trophy points
83
Activity points
12,061
answering the second question:
if you OR something with zero, you always get something. this is why we say the non-controlling value of an OR gate is zero.
 

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,199
Helped
2
Reputation
4
Reaction score
5
Trophy points
38
Activity points
10,356
I think the document is referring to non-controlling value of CLOCK
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,318
Helped
389
Reputation
778
Reaction score
418
Trophy points
83
Activity points
12,061
I think the document is referring to non-controlling value of CLOCK
still zero. look at the schematic. you can call the clock signal banana123 or whatever, the noncontrollling value is still zero.

what am i missing?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top