Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

set up and hold time, transisitor level - explanation needed

Status
Not open for further replies.

sfriwblcii

Newbie level 5
Joined
Aug 7, 2009
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,337
set up and hold time

why is set up and hold time needed ...Can anyone explain at the transisitor level as in where is this time needed going at the cmos level..is it some cap which is needing or is it some delay which is coming .....
 

shiva_107

Newbie level 4
Joined
Apr 18, 2008
Messages
5
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,319
Re: set up and hold time

plz find the attached slide...this explains what is setup and hold time.
 

zic

Newbie level 5
Joined
Jul 25, 2008
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,325
Re: set up and hold time

it relies to the reliability of the circuit
 

sfriwblcii

Newbie level 5
Joined
Aug 7, 2009
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,337
set up and hold time

@ shiva thanx for the pdf..... Can i find something more detailed anywhere
 

research_vlsi

Advanced Member level 4
Joined
Nov 15, 2006
Messages
109
Helped
11
Reputation
22
Reaction score
7
Trophy points
1,298
Activity points
1,915
Re: set up and hold time

GO through this book attached

Static Timing Analysis for Nanometer Designs by J. Bhasker • Rakesh Chadha

cheers
 

nrazesh

Newbie level 1
Joined
Jul 12, 2009
Messages
1
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Bangalore
Activity points
1,284
Re: set up and hold time, transisitor level - explanation ne

Very good document ! STA.rar !

Its a must read for everyone who is interested in STA
 

muthamil

Member level 1
Joined
Feb 23, 2006
Messages
41
Helped
1
Reputation
10
Reaction score
0
Trophy points
1,286
Activity points
1,543
Re: set up and hold time, transisitor level - explanation ne

@ research_vlsi

The STA Docs is really nice and would be very useful for everone

Regards
Muthamil
 

denki23

Junior Member level 3
Joined
Sep 16, 2008
Messages
25
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,283
Activity points
1,426
Re: set up and hold time, transisitor level - explanation ne

there are two video lectures here (i'm sorry i don't remember which ones, but they are near the end of the course) that explain timing and where setup/hold numbers come from. it is interesting to learn that of course setup and hold times are not some specific magic numbers but lie on a continuum of possibilities.

http://webcast.berkeley.edu/course_details_new.php?seriesid=2009-D-25491&semesterid=2009-D
 

eminem_v

Junior Member level 1
Joined
Nov 18, 2010
Messages
15
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,374
Re: set up and hold time

GO through this book attached

Static Timing Analysis for Nanometer Designs by J. Bhasker • Rakesh Chadha

cheers
Thanks for the book.. Its really a must read book for every vlsi engineer..Thanks for posting.. Keep on ticking..
 

jpvSoccer

Full Member level 2
Joined
Sep 19, 2010
Messages
124
Helped
40
Reputation
80
Reaction score
37
Trophy points
1,308
Location
Maryland
Activity points
2,055
Hi,

One way to design flops is to use pass-gates to sample the D-input signal.

The pass-gate is controlled by clk and clkb.

You do not want the signal that is going through the pass-gate to be changing when the clock turns the pass-gate off.

If the signal is changing while the pass-gate is switching, what value is being passed to the MASTER latch? Who knows...could be 1, 0, or mid-level (bad).

So, to ensure this never happens timing checks are put in the simulation and sta models.
 

ur_sagar_54

Newbie level 5
Joined
Sep 15, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,344
Re: set up and hold time

GO through this book attached

Static Timing Analysis for Nanometer Designs by J. Bhasker • Rakesh Chadha

cheers
says file is corrupt.. can some one please upload it again please....
 

Ikon

Member level 1
Joined
Nov 16, 2005
Messages
32
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,623
Good book. Thanks a lot for adding it here.

I am able to download it
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top