Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

sensitivity to bloking and non-blocking assignments of Verilog

Status
Not open for further replies.

ASIC_int

Advanced Member level 4
Joined
May 14, 2011
Messages
118
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,234
A simulator is sensitive to bloking and non-blocking assignments of Verilog. Does a synthesis tool is sensitive to bloking and non-blocking assignments.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
47,670
Helped
14,079
Reputation
28,415
Reaction score
12,742
Trophy points
1,393
Location
Bochum, Germany
Activity points
276,945
Strictly spoken, sensitivity is to events rather than assignments. I guess you mean, an event possibly caused by a value change?

As a next point, sensitivity doesn't exactly exist in synthesized logic. Level sensitive events are basically ignored in synthesis, edge sensitive events translated to clocked registers. That's quite different from simulation, where simulation of blocks is actually schedule based on events.
 

ASIC_int

Advanced Member level 4
Joined
May 14, 2011
Messages
118
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,234
FVM

I am talking of sensitivity of blocking assignements. I mean to say that for blocking assignments the assignments happen sequentially and for nonblocking assignments the assignments happen parallel. A simulator maintains this sensitivity of blocking statements happening sequentially and nonblocking statements happening parallel. But does the synthesis tool ALWAYS take care of sequential nature of blocking assignments while doing synthsis? Is the synthesis tool sensitive enough to take care of the sequential nature of blocking assignments and parallel nature of nonblocking assignments?

I have an IEEE document that provides an example which makes me to infer that the sequential nature of blocking assignments are not taken care for synthesis tool.

Regards
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
47,670
Helped
14,079
Reputation
28,415
Reaction score
12,742
Trophy points
1,393
Location
Bochum, Germany
Activity points
276,945
I assume, that the sequential nature will be implemented correctly inside an always block, but not beyond it.

You should give an example of a construct, where you expect problems in synthesis.
 

ASIC_int

Advanced Member level 4
Joined
May 14, 2011
Messages
118
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,234
Thanks for your reply. We are looking for confirmation not an assumption.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top