Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

senior fpga design engineer Questions & Answers

Status
Not open for further replies.

davida

Full Member level 1
Joined
Sep 3, 2012
Messages
95
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,142
hi guys,

as always when i have a problem i writing on this forum. :)

I am looking for candidates for the project that i manage.
I have some background in the FPGA.
I interviewed for job "senior fpga design engineer"
It is important to me that the candidate will be with knowledge in Altera's SoC

Could you please help me and give me a few questions with answers so that I can check if a suitable candidate for the position?

thanks for the help
 

davida

Full Member level 1
Joined
Sep 3, 2012
Messages
95
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,142
The FPGAs with an embedded ARM cores?
Or just soft Nios processors?

embedded ARM cores,
im looking for a questions to test the candidate knowledge on:
1. fpga architecture
2. VHDL code.
3. interfaces (such as PCIE, DDR3..)
4. embedded ARM

its impotent to me to find the right guy because i have only one position


thanks for the help
 

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,641
Helped
302
Reputation
606
Reaction score
297
Trophy points
1,363
Activity points
18,257
This has good questions on the VHDL part:
http://vlsiinterviewquestionsandtests.blogspot.co.il/2010/06/what-do-you-mean-by-hdls-hardware.html

A few questions I would ask:

1. What is Metastability and what are its effects?
2. What is setup and hold time?
3. What is pipelining?
4. Why do FPGAs have dedicated clock pins? What's so special about them?
5. Describe a design that you think that will best fit an FPGA.
6. Describe a design that you think that will best fit a Microcontroller.
7. What are the difficulties in asynchronous FIFO design?
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,036
Helped
2,063
Reputation
4,143
Reaction score
2,013
Trophy points
1,393
Activity points
38,697
I highly suggest you find someone that knows what they're talking about to conduct the interviews, because otherwise serious candidates are likely to turn you down, and you'll only end up with really bad candidates.
If you really dont understand the subject matter, the candidates are going to see right through you.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top