Non AMP

seminar topics on testing and verification

Thread starter arava prakash
Start date May 13, 2015

Status: Not open for further replies.

May 13, 2015

#1

A

arava prakash

Junior Member level 3

hello....
i am doing M.Tech in VLSI domain
may i know the current research topics on testing and verification in vlsi design

May 14, 2015

#2

D

dipin

Full Member level 4

hi,
have you considered uvm,vvm,ovm......

regards

May 18, 2015

#3

M

Mohammed_Verification

Full Member level 2

test vector compression or minimization

May 19, 2015

#4

R

raghavkmr

Junior Member level 2

u can go for UVM or assertions

Status: Not open for further replies.

Similar threads

M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
A
Post layout and routing Cadence innovus verification
- Started by Abhi.ranjan
- Apr 26, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
C
SETUP and HOLD Violations on same path in same corner
- Started by chevuturi
- Jan 18, 2024
- Replies: 8
ASIC Design Methodologies and Tools (Digital)
X
Verification Asynchronous FIFO
- Started by xIce
- Jan 13, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
C
Crosstalk on common clock path
- Started by chevuturi
- Jan 13, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)