Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

self bias comparator design

Status
Not open for further replies.

alok_ky

Full Member level 1
Joined
Aug 24, 2005
Messages
96
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
bangalore india
Activity points
2,071
self-biased comparator

I need to design a simple comparator to be used in low voltage detection circuit.

The power supply minimum value is 1.6V.

When I use the normal comparator ( diff input, single-ended opamp with current mirror load), the cicuit suffers from the voltage headroom and the input transisitors of the opamp do not get proper 'vds' (due to current diode as load)

So, plz let me know how how to solve this problem. Simple circuits plz...

I heard of a comparator , known as self- biased comparator.

Anybody knows more abt that ??? ...any reference doc for that ????
 

how to bias a comparator

Check the book "CMOS circuit design, layout, and simulation" by R. Jacob on page 691
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top