Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

selectively disable warnings in modelsim

Status
Not open for further replies.
D

dave9000

Full Member level 2
Joined
Dec 5, 2011
Messages
146
Helped
40
Reputation
80
Reaction score
38
Trophy points
1,308
Activity points
2,129
An IP core I am using generates a lot of warnings - and I don't want / have time to debug this IP (for now).
I am using "set StdArithNoWarnings 1", but this masks the problems of my own code too.
I have the sources for the IP and I mapped the IP in a library on its own.

Is it possible to disable the warnings only for this specific library, for the entities or the source files?
 

Afaik, you can only set those globally.
But if you're having problems with the IP and std_logic_arith warnings, why not convert your own code to use numeric_std (the IEEE standard, std_logic_arith is NOT a standard VHDL package). Then any warnings from numeric_std only come from yuor code.
 
It sounds like a good idea, even if it is a bit painful to do at this stage ... I'll give a try
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top