SDC is correct or not during synthesis

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
How to check the SDC is correct or not at RTL syntheis level?
 

Check with the designer about the constraints...That should do...
 

Is there any command of DC that will help to undderstand SDC may have problem and once we know there is problem we approach to the designer?
 

You can try to use command check_timing ...
It will issue some warnings/errors: like unconstrained input ports (no set_input_delay) etc
 

You can try to use command check_timing ...
It will issue some warnings/errors: like unconstrained input ports (no set_input_delay) etc

What else will check_timing dump? What options are needed to be used with check_timing? Should check_timing be used before compile_ulta or after compile_ultra?

Regards
 

man check_timing
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…