Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

sdc for jitter margin and non-jitter margins on a clock

Status
Not open for further replies.

huckle189

Newbie level 5
Joined
Jun 22, 2011
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
In sdc format, I want to specify jitter margin of 300ps and non-jitter margin of 500ps on clock - bistclk. How do I do that?

Can anyone tell me the command to issue?

Thanks,
-huckle189
 

I am not sure if you want to set uncertainty for setup or hold check. Ex below is for setup. Change the -setup to -hold if you want to setup uncertainty values for hold.
set_clock_uncertainty -setup 0.800 [get_clocks bistclk]

Btw, you don't have to set jitter margin and non jitter margin separately. Typically we setup the full uncertainty value at beginning of the flow and peel back portions of it as we progress into the backend stages.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top