Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Schematics on Vivado

Status
Not open for further replies.

Mustaine

Member level 1
Joined
Mar 27, 2021
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
214
Hello friends
i am currently studying the book digital circuits by morris mano and i am solving a problem which trying to draw the circuit below(Four‐bit binary counter with parallel load) but on vivado i do not know why but the circuit i draw quite different from the book example.
Did i do something wrong?
HDL seems okay. Do i interpret the schematics wrongfully i am not sure cause it looks a mess.
Can you give me some advice .
Thanks in advance.
 

Attachments

  • Circuit.JPG
    Circuit.JPG
    55.8 KB · Views: 75
  • Schematics.JPG
    Schematics.JPG
    107.8 KB · Views: 84
  • HDL.JPG
    HDL.JPG
    54.8 KB · Views: 79

dpaul

Advanced Member level 5
Joined
Jan 16, 2008
Messages
1,698
Helped
316
Reputation
632
Reaction score
332
Trophy points
1,373
Location
Germany
Activity points
12,451
In the textbooks, a digital logic is typically explained using the basic gates and flops.

When you implement a digital logic with a FPGA, the tool will show you the implementation in terms of look-up tables (LUT), flip-flops and multiplexers. The gates you see in the textbook are implemented using LUTs (the schematic pic). So don't get confused.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top