Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Scan Enabled Cell Module

Status
Not open for further replies.

sampham04

Junior Member level 2
Joined
Jul 7, 2011
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,492
Hi,

I am trying to use Synopsys DC to insert a scan chain into a circuit so that I can test it with Tetramax. I was able to successfully insert a scan chain into my circuit and have it written in Verilog. When DC creates the code it calls a module FD1S that is supposed to define the scan cell, but I don't have the code for this. Does anybody know where I can find it?

Thanks!
 

if DC cant find any scan cell in .lib file, it will keep it with the GTECH models in the verilog.
 

So how do I get Tetramax to recognize the scan cell if it is in a .lib file?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top