Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Scan based test generation in synopsys tetramax

Status
Not open for further replies.

manjarip

Newbie level 3
Newbie level 3
Joined
Feb 18, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
19
Hi,

I am trying to generate scan based test patterns for sequential circuit (iscas s27 for example) for testing only the compinational part for stuck-at faults. I have followed the required steps (providing the scan inserted circuit, .spf files), however the collapsed fault list shows the faults in test_se,test_so, test_si , CK and the clocks and scan enable etc for each flip flops etc in addition to the faults in the combinational logic. Please help!
 

Are you interested for TetraMAX ATPG flow?
If yes, then just go through the user guide/tool manual. There after let us know whatever you have a doubts.
Tool manual contain all the mandatory steps/ required files/ how to perform. So request you to just go through it.
 
Yes. Thank you for your reply. I am going through the tutorial.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top