manjarip
Newbie level 3
- Joined
- Feb 18, 2015
- Messages
- 3
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 19
Hi,
I am trying to generate scan based test patterns for sequential circuit (iscas s27 for example) for testing only the compinational part for stuck-at faults. I have followed the required steps (providing the scan inserted circuit, .spf files), however the collapsed fault list shows the faults in test_se,test_so, test_si , CK and the clocks and scan enable etc for each flip flops etc in addition to the faults in the combinational logic. Please help!
I am trying to generate scan based test patterns for sequential circuit (iscas s27 for example) for testing only the compinational part for stuck-at faults. I have followed the required steps (providing the scan inserted circuit, .spf files), however the collapsed fault list shows the faults in test_se,test_so, test_si , CK and the clocks and scan enable etc for each flip flops etc in addition to the faults in the combinational logic. Please help!