Sandrokottus
Newbie level 1
- Joined
- Apr 23, 2013
- Messages
- 1
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,288
Hi, I am new to verilog and am trying to simulate and synthesize an FIR filter. Now the filter equation is- y
=ax+bx(n-1)+cx(n-2)+.....
My question is basically how to produce x(n-1), x(n-2) and so on from x. In some literature, pipeline delays have been mentioned. I just want a simple model that can reproduce the x(n-1), etc.. Is producing x(n-1), x(n-2),etc. same as 1 clock cycle delay, 2 clock cycle delay, etc? Kindly help
=ax+bx(n-1)+cx(n-2)+.....My question is basically how to produce x(n-1), x(n-2) and so on from x
. In some literature, pipeline delays have been mentioned. I just want a simple model that can reproduce the x(n-1), etc.. Is producing x(n-1), x(n-2),etc. same as 1 clock cycle delay, 2 clock cycle delay, etc? Kindly help