RTL design (system/Verilog) for Linked list with buffer/SRAM storage

Status
Not open for further replies.

sandeepj

Newbie level 2
Joined
Mar 7, 2020
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
I am looking for a reference design for creating several linked lists pointing to a shared buffer/sram space. Tried to search for papers/ college classes but can't find a reference design.

Basically I have several Input buffer queues, storing requests: e.g. 6 Queues, with 10/3/8/32/16/64. Linked list points to a sram for storing queue entries. Queues will be served by arb.
I am looking on how to code in rtl for these queues & build a Roundrobi arb.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…