RTL simulation is just Simulation of RTL code i.e Functionality
Gate level simulation is nothing but once design after synthesis , we will get gate laevl netlist this include statndard cell delays
simply put, RTL simulation doesn't involve the propagation delay of the gates into consideration while verifying the functionality.
whereas, gate level simulation considers the delay of the gates during verification. The delays will change according to the library thats used for synthesis.