Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Routing vs. Logic percentage estimation in an FPGA design

Status
Not open for further replies.

msdarvishi

Full Member level 4
Joined
Jul 30, 2013
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,349
Hello everyone,

I was wondering if there is a way to estimate the routing vs. logic percentage utilized in an implemented design into FPGA after PAR?? Is it possible to do it with Xilinx tools? I would like to mention that I am using Xilinx ISE 14.7 with XC5VLX50T (Virtex-5) FPGA.

Thanks and Regards,
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,025
Helped
2,058
Reputation
4,133
Reaction score
2,010
Trophy points
1,393
Activity points
38,600
Afaik, unless you have some logic that have some rediculous fan outs all close to each other, routing resource is going to be difficult to predict. Its hard enough to predict logic usage (ram and dsp usage is rather easy).

If you're getting problems with routing, you might want to start duplicating some signals.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top