Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

rise time and fall time of the cell

Status
Not open for further replies.

owen_li

Full Member level 3
Joined
Jul 22, 2007
Messages
150
Helped
17
Reputation
34
Reaction score
15
Trophy points
1,298
Activity points
2,301
Hi all.

Can you tell me why we should equate the rise time and fall time of a standard cell ?

Like a inverter, we usually draw a pMos 2 times wider than nMos to ensure the rise time is matching the fall time.

Thanks!
 

This is done to equalise the switching time of both nmos and pmos.. that is charging and discharging of the output cap at the same rate..

Cheers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top