Basit Mehmood
Newbie
I wanted to ask that how RISC-V deal with arithmetic overflow? As there is no flag register in risc-v. I have seen all CSRs in RISC V but they are machine, supervisor and user level. how i add register or mechanism for arithmetic overflow?