Non AMP

Reset of flip flops using negative edge

Thread starter vaisram
Start date Dec 4, 2010

Status: Not open for further replies.

Dec 4, 2010

#1

V

vaisram

Member level 1

I have seen in many designs that the flip flops are all reset at their falling edge of the reset signal. Why is this so?

Status: Not open for further replies.

Similar threads

W
[SOLVED] Why don't 2 flip-flop synchronizers have a reset?
- Started by weetabixharry
- Aug 13, 2022
- Replies: 32
PLD, SPLD, GAL, CPLD, FPGA Design
Y
gating reset signal
- Started by YuanJin
- Jan 30, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
V
Remote Monitoring and control of Home appliances from cloud using EDGE Artix 7 FPGA board
- Started by Vinay09
- Aug 8, 2022
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design