Required Clock Uncertainty for Setup & Hold in 40nm Logic Synthesis

[ivlsi]

Hi All,

What are the Clock Setup & Hold Uncertainty required during Logic Synthesis for 40nm chips?

Thank you!