Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reliance on post layout SI validation

Status
Not open for further replies.

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
960
Helped
40
Reputation
82
Reaction score
24
Trophy points
1,298
Location
Florida, USA
Activity points
9,116
Do you guys rely on post layout si simulations to validate designs?
Specifically for 10gig serial links.
I have seen 2 approaches:
One is the si team does nothing else but extracting board files and compare eye diagrams against eye mask.
The other one is only do si what if analysis at early stage to help making strategic decisions like constraint values, antipad sizes...

I think the post-layout analysis is overly optimistic, it will say the design is sound, and then it might fail on the prototype. Because it does not consider all the disturbances on a board, like the transmission line is floating in empty space.
It might validate something, other than the design.
 

yes, it is always good to run the simulation for high-speed traces before you release the files for fabrication. In many cases, we have observed the simulation results were pretty close to the physical board performance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top