Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regulator overshoot when power on

Status
Not open for further replies.

zarric

Junior Member level 3
Joined
Nov 13, 2007
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,487
i'm design a on chip regulator for internal 5v supply, the input max. voltage is 40V.

i apply a pwl voltage source to simulation, when start up , volatege reference is not setted , and regulator output is has a large overshoot

who can help me how to elimilate it.
 

pranam77

Advanced Member level 5
Joined
Apr 22, 2008
Messages
2,786
Helped
552
Reputation
1,102
Reaction score
371
Trophy points
1,363
Location
INDIA
Activity points
16,418
Which devices are you using. Posting your schematic will be a worth thousand words. Cheers
 

mdcui

Advanced Member level 4
Joined
Aug 23, 2005
Messages
109
Helped
29
Reputation
58
Reaction score
5
Trophy points
1,298
Location
california, USA
Activity points
2,078
pay attention to the current loading of your regulator, sometimes, if current loading is not stable during power up, say, too small current, then the output voltage may fluctuate heavily, if your regulator is the traditional sample and feedback type.

Added after 1 minutes:

and to continue on this topic, when we design regulator, sometimes, we put a constant current dumping or controlled current dumping circuit under it, so that the dynamic of current supply range can be reduced, to help the stability of output voltage.
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,238
Helped
2,118
Reputation
4,240
Reaction score
1,971
Trophy points
1,393
Location
USA
Activity points
58,037
The supply dV/dt is a significant input, and if you have a fast
edge and a poor high-frequency PSRR the loop has not much
chance of controlling the action.

You want to know what the real lower bound of supply risetime
is (at test and in application).

If there are problems because the reference has not started,
think about a suppression circuit that jams the regulator
powertrain to "off" until reference is up, and perhaps some
positive timeout afterward. This ought to ensure that you are
not seeing an extremely dynamic input supply.

If the reference also is the source of housekeeping bias, then
you may be trying to deal with the supply activity without
even being properly lit up. You might want to separate the
regulation reference, from the housekeeping or make it so
the housekeeping is "early-on" (perhaps crudely) and then
the bandgap-based one takes over when it's up on plane
for better regulation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top