Iam designing differential sample & Hold amplifier for 14-bit pipelined ADC with sampling speed of 150Msps. If i consider coherent sampling method for sample & Hold circuit also. How many samples i should consider for one cycle input signal during dft analysis.