As far as i could undertand the report, it clearly states that the objects that you have picked for schematic and layout is different. Moreover, it clearly states that the conectivity the routing is poor (Please dont mind). But, it very important to cross check with the schematic at early levels to avoid ending up at this stage. the report on page no "80" indicates that your MP (that is a PMOS has 5 ,pins both in schematic and layout). Well, i have never come across this 5 Legged/pins PMOS/NMOS whatever. SO kindly, have a relook at the design pick the same device/objects as you schematic. I mean it should coem from same family. If you are using mentoric station/cadence virtuoso, Kindly left click and and check the object properties. YOu will come to know the device family. Moreover naming convention is very important. I can see that you have created more ports in layout than schematic.
So, it is advisable that kindly, check you schematic once again then go for layout and make it sure you rectify shorts and open problems in early schematic stage itself. So as to avoid getting such wierd results.
Cheers.
Check it once again, it not that a big deal.
All the best.